• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 27 subscribers
  • Views 356 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DLP2010EVM-LC: MIPI DSI on LPD 2010

DLPDLCR2010EVM: DisplayPort to MIPI Interface for DLPC3430

Briana Krygier
Prodigy 95 points
Part Number: DLPDLCR2010EVM
Other Parts Discussed in Thread: DLPC3430, DLP2010, DLPA2005

Hello,

I am looking to create a new PCB to use with the DLPC3430, DLPA2005, and DLP2010.

Instead of using the HDMI input like the evaluation kit, I would like to use displayport. 

I have identified this chip for converting DisplayPort to MIPI, the TC358860XBG.

The datasheet for the chip says that:

TC358860XBG follows the following standards:
 MIPI Alliance Specification for Display Serial Interface (DSI) version 1.1, Nov 22 2011
 MIPI Alliance Specification for D-PHY Version 1.1, Nov 7 2011

However, I am new to using the MIPI protocol, will it work with the DLPC3430? What information do I need to confirm that this chip will drive the DLPC3430?

  • 0
    TI__Mastermind 23070 points

    Hello Briana,

    Welcome to DLP forum and thank you for your interest DLP technology.

    It is very difficult for us to confirm that TC358860XBG will work with DLPC3430 controller. We do not have experience with this device. In addition, the DSI interface supported by DLPC3430 controller has some limitation. You need to make sure that TC358860XBG has sufficient programming capabilities to disable some of these features. The following are some of limitations:

    1. DSI Type 3 architecture - supports “Video Mode”, not “Command Mode"

    2. Ensure  DSI timing requirements are met ex THS_PREPARE + THS_ZERO add >= 465ns 

    3. Bus Turn-Around (BTA) mode is not supported and must be disabled in the DSI host processor.

    4. Low Power (LP) mode is supported during V blanking and sync but not between pixel lines.

    5. Ensure there are no DSI clock or data signals before the DLPC343x is initialized (i.e. these DSI lines should be idle). Only after the DLPC33x is initialized should these signals be sent

    You may also want to into chipset for eDP to HDMI or parallel interface.

    Regards,

    Vivek