• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 101 subscribers
  • Views 319 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AIF2 with external PHYSYNC and RADSYNC signals on TMDXEVM6670

Ming-Che Lin
Prodigy 160 points

Hi guys,

    I am using AIF2 module on C6670 EVM board and generating a periodic frame sync signal to PHYSYNC and RADSYNC pins with a external clock source. The question is  the frame boundary from external clock source doesn't macth the system clock. For example, a frame timing for system clock is 3072000 clock ticks, but the timing for external clock source may be 3072001 or 3071988. What should I do to compensate this problem. Thanks.

 

Ming-Che Lin

  • 0
    TI__Expert 4740 points

    Hi,

    normally, AIF2 is required to use common clock source when it works with multiple DSPs or external frame sync generator. using different clock source may cause the issue like clock drift that you are experiencing.

    If you try to feed periodic frame sync pulse from the generator, it will cause very frequent AT re-synchronization. one thing you can try is using one initial frame sync pulse and do not generate the sync pulse every 10 ms and AT will run its own timing without care about the external sync pulse. if you need to use periodic sync pulse for some reasons, you may have to use common clock source with EVM as I mentioned above.

    Regards,

    Albert