Can the ARM core(s) on the DSP/ARM combo chipsets be used to initialize / configure the different peripherals (SRIO, PCIe, etc)? The block diagram doesn't show a direct connection between the ARM core and the teranet.
Thanks,
Raj
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Can the ARM core(s) on the DSP/ARM combo chipsets be used to initialize / configure the different peripherals (SRIO, PCIe, etc)? The block diagram doesn't show a direct connection between the ARM core and the teranet.
Thanks,
Raj
Is there a performance difference when interfacing with the peripherals? The ARM cores have to go through the MSMC. I'm wondering if that causes any major performance when compared to the DSP cores.
Rajan,
There is some increased latency when the ARM CorePac is accessing the peripherals for configuration of registers, as compared to the DSP CorePac accessing them.
That said, configuration of peripherals is generally a one time action.
The actually data movement by the IP usage is going to be done independent of this, and will not be through the MSMC_SYS Master but through whatever the appropriate interconnections would be between the IP and it's endpoints (i.e. usually over the TeraNet.)
Best Regards,
Chad