Hi
I'm working with AM/DM3730 on a CompuLab SOM, running Linux 3.0 and a camera connected to the parallel interface. Because the camera is 'far away' from the mainboard, the data is converted to a serial data stream and transmitted to the mainboard on a cable. On the mainboard the data is being deserialized. ds92lv2421 acts as serializer/deserializer. The pixelclock is being used to clock this system. The pixelclock is only running when the camera is in streaming mode (pixelclock starts an integration time before first rising edge of VS). Usually the system can capture images successfully.
My problem: If on the mainboard the deserializer locks after the camera started sending data (activity on VS, HS, ... before the deserializer actually starts working), what can happen when the integration time is very low or the serdes-system takes longer to lock, the ISP gets out of sync and won't be able to get back into sync on subsequent frames resp. next rising edge of VS. Out of sync means, that the image data is corrupt (wrong colors, received image starts in the middle of the sensor image).
The V4L2 framework is used to control the ISP and the camera.
Why would the ISP not get back in sync on the next rising edge of VS? Does anyone have an idea if this can be solved in firmware?
BR,
Michael