Hi,
I use DM8168, and I want to boot from SPI NOR.
In the reference manual I find (25.7.5.4 Pins Used):
"Note that all the pins might not be driven at boot time. The default state of the other SPI chip
select pins could be low at POR, so care must be taken if any other devices are connected to CS[1],
CS[2], or CS[3]. External logic must be used to ensure that the chip select to these devices are not
enabled by default."
So I chose pin GP0[25] with external pull up to drive the external logic based on OR gate. I chose GP0[25] because in the reference manual this pin is declared to be wuth pull disabled and with only one function muxed (PINCTRL200).
Unfortunately this pin seems to be driven low immediately after reset (maybe by rom code?), but this does not match with what is written in reference manual.
Other pins available in my project are:
GP0[23]
GP0[24]
GP0[26]
GP0[31]
GP1[12]
GP1[11]
I need a signal that is driven high, or pulled up or unreferenced after reset. Which of these meets these requirements?
best regards Max