• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 101 subscribers
  • Views 485 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

omapl138 ldck IO pins for TDM multichannel audio Input / output

ben biles
Intellectual 850 points
Other Parts Discussed in Thread: OMAPL138, TLV320AIC3106

Hi , I'm looking at the schematics of the omapl138 lcdk.

I would like to wire up 8 channel TDM audio from a ADC and 8 channel TDM out to my DAC.

would EMA D0 & EMA D1 on J14 connector along with the correct settings added to McASP be the way to go here?

I would like to make the omapL138 the master for both ADC and DAC. they can use the same clock.


is AIC_MCLK pin 39 at J15 connector where the master clock is output ? or is this definable ?

Can anyone explain what AIC is standing for ? I see the AIC_WCLK, AIC_MCLK, AIC_BCLK pins but just not sure if this is fixed IO for audio clocked in/out data?

I'll be trying to modify the PDK example of audio passthrough to pass through all 8 channels to begin with before I start writing the audio mixer application.

thanks, ben

  • 0
    TI__Guru** 116100 points
    Hi,

    Can anyone explain what AIC is standing for ? I see the AIC_WCLK, AIC_MCLK, AIC_BCLK pins but just not sure if this is fixed IO for audio clocked in/out data?

    It has connected to Audio CODEC IC (TLV320AIC3106) so they named it as AIC.


    is AIC_MCLK pin 39 at J15 connector where the master clock is output ? or is this definable ?

    You can generate clock for audio codec either from internally or externally.
    In LCDK board , we have oscillator to generate clock for "MCLK" master clock.
    Check the page no 10:
    Y5 component : CB3LV-3I-24M5760


    would EMA D0 & EMA D1 on J14 connector along with the correct settings added to McASP be the way to go here?

    EMA_D[0] and EMA_D[1] pins are used for NAND flash device and you can use the same pin for GPIO but not any other peripheral defined on that pin.
    So what is your question here ?
  • 0 in reply to Titusrathinaraj Stalin
    Intellectual 850 points

    Hi,

    I would like to input / output multiple serial data lines to the LDCK board. either I2S or TDM.

    Which pins on the J14 or J15 connector are capable of this?

    or in other words, which pins can I use on either J14 or J15 connector for audio peripherals using I2S TDM or some other kind of serial audio data?

    If I use an external clock, which pin do I suuply the master clock on ? pin 39 ?

    What is the internal clock fixed at? can multiplyers be configured from LDCK to achieve differnt clocks?

    page 10, of which document? [ edit ] ok, page 10 of the schematic, I see there is a oscillator there.

    So I set internal clock in McASP or external, if I select external where does the clock come in , on which pin ? [edit]

    The AICxxxx codec has no use to me, should i disable this and clock in serial data on its pins ?

    I see in another post mention of AX15 and AX8 , is this where I could IO serialised data to and from ADC DAC etc

    let me know how I can achieve this.

    thanks,

    ben