I ported BSP_WINCE_ARM_A8_02_30_00 to my Beagleboard xM Rev. B. But NK.bin Hang on kernel initial phase with Persistent Hive Registry Storage and Use SD or MMC card enabled in BSP catelog.
Someone give some clues? Here are logs from serial port:
--------------------------------------------------------------------------------------------------------------------------------------------
Texas Instruments Windows CE SD X-Loader for EVM 3730
Built Apr 10 2012 at 20:56:47
Version BSP_WINCE_ARM_A8 2.30.00.03
open ebootsd.nb0 file
Init HW: controller RST
SDCARD: requested speed 1000000, actual speed 1000000
SDCARD: requested speed 25000000, actual speed 19200000
jumping to ebootsd image
Microsoft Windows CE Bootloader Common Library Version 1.4 Built Apr 11 2012 15:09:48
Texas Instruments Windows CE EBOOT for OMAP35xx/37xx, Built Apr 10 2012 at 20:56:19
EBOOT Version 0.0, BSP BSP_WINCE_ARM_A8 2.30.00.03
TI OMAP3730 Version 0x00000011 (ES1.1)
TPS659XX Version 0x10 (ES1.1)
System ready!
Preparing for download...
INFO: Predownload....
Incorrect ECC type setting
NAND manufacturer 0 device 0 : no matching device found
ERROR: FMD_Init call failed!
Incorrect ECC type setting
NAND manufacturer 0 device 0 : no matching device found
ERROR: FMD_Init call failed!
WARN: Boot config wasn't found, using defaults
INFO: SW4 boot setting: 0x12
Incorrect ECC type setting
NAND manufacturer 0 device 0 : no matching device found
>>> Forcing cold boot (non-persistent registry and other data will be wiped) <<<
Hit space to enter configuration menu 5...
Hit space to enter configuration menu 4...
Hit space to enter configuration menu 3...
--------------------------------------------------------------------------------
Main Menu
--------------------------------------------------------------------------------
[1] Show Current Settings
[2] Select Boot Device
[3] Select KITL (Debug) Device
[4] Network Settings
[5] SDCard Settings
[6] Set Device ID
[7] Save Settings
[8] Flash Management
[9] Enable/Disable OAL Retail Messages
[a] Select Display Resolution
[b] Select OPP Mode
[0] Exit and Continue
Selection: 9
Enable OAL Retail Messages [y/-]: y
OAL Retail Messages enabled
--------------------------------------------------------------------------------
Main Menu
--------------------------------------------------------------------------------
[1] Show Current Settings
[2] Select Boot Device
[3] Select KITL (Debug) Device
[4] Network Settings
[5] SDCard Settings
[6] Set Device ID
[7] Save Settings
[8] Flash Management
[9] Enable/Disable OAL Retail Messages
[a] Select Display Resolution
[b] Select OPP Mode
[0] Exit and Continue
Selection: 0
Init HW: controller RST
SDCARD: requested speed 1000000, actual speed 1000000
SDCARD: requested speed 25000000, actual speed 19200000
BL_IMAGE_TYPE_BIN
Download file information:
-----------------------------------------------------------
[0]: Address=0x88000000 Length=0x04071768 Save=0x88000000
-----------------------------------------------------------
Download file type: 1
............................................................................................................................................................................................................................................................................................................................................................................rom_offset=0x0.
..ImageStart = 0x88000000, ImageLength = 0x4071768, LaunchAddr = 0x8800df80
Completed file(s):
-------------------------------------------------------------------------------
[0]: Address=0x88000000 Length=0x4071768 Name="" Target=RAM
ROMHDR at Address 88000044h
Launch Windows CE image by jumping to 0x8800df80...
Windows CE Kernel for ARM (Thumb Enabled)
OAL: CPU revision 0x11:DM3730
OAL: CPU L2 Aux register 0x400042
****Profiler Build****
---High Performance Frequency is 25999826 hz---
PID:00400002 TID:00410002 Compensating OPP1 for 63mV Orig nvalue:0x99e2c0 New nvalue:0x99b096
PID:00400002 TID:00410002 Compensating OPP2 for 63mV Orig nvalue:0x9a92fa New nvalue:0xaaf7d3
PID:00400002 TID:00410002 Compensating OPP3 for 75mV Orig nvalue:0xaad1b4 New nvalue:0xaab49b
PID:00400002 TID:00410002 Compensating OPP4 for 100mV Orig nvalue:0xaa9f90 New nvalue:0xab89f7
PID:00400002 TID:00410002 SetOpp to 3
PID:00400002 TID:01320006 SDHC: CPU revision 0x11
PID:00400002 TID:01320006 SDHC host controller initialize: m_fastPathSDIO:1 m_fastPathSDMEM:1