• State
  • Locked Locked
  • Replies 5 replies
  • Subscribers 31 subscribers
  • Views 1027 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65DP159: Unable to lock PLL

user4962877
Prodigy 60 points
Part Number: SN65DP159

Hi,

I am using our custom dev. board for DP159 in x-mode, that is exactly the same, as your EVM, only connectors are diferrent.

Using SLLA358 as a guide, i have troubles with locking PLL (4.3.1).

Only value, I am reading from address 0x00 on page 1 is 0x03.

Can you give me an advice about this?

Regards,

V. Svoboda

  • 0
    TI__Mastermind 23815 points
    Hi,

    Our DP159EVM wasn't designed for x-mode operation, did you make the required hardware changes?
    Can you see the display listed in the PC?
    Could you confirm the link training clock recovery phase is implemented properly?

    Regards
  • 0 in reply to Moises Garcia
    Prodigy 60 points
    I am sorry for confusion, our board can be configured to be used as DP retimer.
    Example implementation from SLLA358 was taken into account.
    Display is listed in PC and training clock recovery phase is copied from SLLA358.

    SN65DP159_CONF(0x10, 0xF0), // Disable TX lanes
    SN65DP159_CONF(0x00, 0x02), // Enable Bandgap, DISABLE PLL, clear A_LOCK_OVR
    SN65DP159_CONF(0x01, 0x01), // CP_EN = PLL (reference) mode
    SN65DP159_CONF(0x0B, 0x33), // Set PLL control
    SN65DP159_CONF(0x02, 0x3F), // Set CP_CURRENT
    SN65DP159_CONF(0x30, 0x0F), // Set RX Lane count 4
    SN65DP159_CONF(0x00, 0x03), // Enable Bandgap, Enable PLL, clear A_LOCK_OVR
    SN65DP159_CONF(0x4C, 0x01), // Enable fixed EQ
    SN65DP159_CONF(0x4D, 0x08), // Set EQFTC and EQLEV (fixed EQ) - HBR2

    Regards,
    V. S.
  • 0 in reply to user4962877
    TI__Mastermind 23815 points
    After this sequence, are you sending TPS1 pattern?
    TPS1 is just a clock at half the data rate; for 5.4Gbps, the pattern is a 2.7GHz clock.

    Regards
  • 0 in reply to Moises Garcia
    Prodigy 60 points
    Hi,

    I am not even sure if TPS1 is sent automatically by source, or sink have to send request.
    Is there an option like DP130s access to DPCD through I2C?
    I have no equipment, I can use to monitor what is really happening on DP lines.

    Sorry for my ignorance..
    DP130 configuration now looks like a piece of cake.

    Regards,
    V. S.
  • 0 in reply to user4962877
    TI__Mastermind 23815 points
    Hi,


    DP159 has no DPCD monitoring, AUX channel is connected directly from DP connector to DP receiver.
    TPS1 is sent by the source after AUX channel has been stablished.

    This is going to be hard to debug without measurement equipment
    Have you tried different EQ levels?
    Have you tried different resolutions(data rates) and different configuration on DP159(HBR2, HBR, RBR)?
    Do you have a signal generator to test a stand alone clock?

    Regards