TFP401A: Question about timing specification

Satoshi

Guru 19495 points

Part Number: TFP401A

Is there Clock-to-output Timing spec for TFP401A below?

Best regards,

Satoshi

over 5 years ago

0 Ikechukwu Anyiam over 5 years ago

TI__Mastermind 35130 points

Hi Satoshi-san,

I believe this information is in section 7.7 (AC Electrical Characteristics) of the datasheet.

Regards,
I.K.

0 Satoshi over 5 years ago in reply to Ikechukwu Anyiam

Guru 19495 points

I.K-san

Thank you for reply,

Section 7.7 is described only Min or Max value.
Is there timing spec data below?
・Min rise time: tr1 and tr2
・Min fall time: tf1 and tf2
・Max hold time: th1 and th2

Additional question,
If there possibility to cause the data change(couldn't keep the data) by influence ODCK timing, please let me know.

Best regards,
Satoshi

0 Ikechukwu Anyiam over 5 years ago in reply to Satoshi

TI__Mastermind 35130 points

Hi Satoshi-san,

Based on the DSI spec, the min rise/fall time is around 75ps. There is no max hold time.

I'm not sure I understand your additional question, but as long as the timing parameters are within spec of what's listed in the datasheet then there shouldn't be any issues.

Regards,
I.K.

Interface

Interface forum

TFP401A: Question about timing specification