SN74LVTH244A / Input impedance at output disable

S.Satoshi

Other Parts Discussed in Thread: SN74LVTH244A

Hi All,

I understand that SN74LVTH244A has Ioff future so the input and output will be Hi-Z at Vcc=0V. Then I'd like to know if the input will be Hi-Z at output disable (/OE=H).

Your response will be appreciated.

Best Regards,

Sonoki / Japan Disty

over 9 years ago

0 Chris Cockrill over 9 years ago

TI__Mastermind 46480 points

Since there is no Clamp diode to Vcc on the inputs the Inpus will be high impedance always.

0 S.Satoshi over 9 years ago in reply to Chris Cockrill

Guru 21675 points

Hi Chris,

It means that the input leake current at disable is the same with Ioff, right?

Best Regards,

Sonoki

0 Chris Cockrill over 9 years ago in reply to S.Satoshi

TI__Mastermind 46480 points

That is correct.

Logic

Logic forum

SN74LVTH244A / Input impedance at output disable