This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

OMAP5 ISS FIFO_OVF_IRQ

Other Parts Discussed in Thread: SYSCONFIG

Hi TI team,


We are using omap5432 MIPI interface to capture camera data, we are able to capture data but encounter a FIFO_OVFIRQ error if MIPI clock rate is too high, the detail is,

OS: linux 3.8

Input bus:  FPS:30, 4-lane MIPI CSI2 camera.
format: 8MPixel (3264x2488), raw10.
data path: Sensor ---> ISS ---> Memory.
BURST_SIZE_EXPAND of CSI2_CTRL is 1 and NON_POSTED_WRITE is 1.

When MIPI CLK is less 800M, we can get image well, but when MIPI CLK is higher than 800M, we get csi2 FIFO_OVF_IRQ.

We know omap5432 MIPI supports 1.5Gx4, what can cause the error? ISS or DMA? Is there any way to monitor ISS FIFO/DMA?

Best regards,


Tien-Kuen

  • Hi Tien-Kuen,

    Tien-Kuen Kuo said:
    what can cause the error? ISS or DMA?

    FIFO overflow usually occurs, when there is a mismatch between input & output data rates.

    Best Regards,

    Yordan

  • Hi Yordan,


    Thanks for the reply but your answer doesn't help, I know the technical reference manual says it caused by in/out data rate mismatch. My questions are,

    1. What is the root cause?
    2. How to confirm or monitor the input and output data rate?
    3. Is any application note or tool can help on the issue?

    Best regards,


    Tien-Kuen

  • Hi Yordan,

    Any update?

    By the way, we can receive the image from the sensor but it is not stable. We'll get the FIFO_OVF error after receiving few frames.

    Following is the register dump of OMAP5, Could you help us to check the register settings are correct and give us some advices?

    Thanks a lot and best regards,

    Tien-Kuen

    --------------------------------------
    This register dump is gotten when CSI2 interrupt generation and receive image successfully.
    3264*2448 4 lane 672M
    ###ISS_HL_REVISION =0x40000202
    ###ISS_HL_SYSCONFIG =0x00000014
    ###ISS_HL_IRQSTATUS_5 =0x00000010
    ###ISS_HL_IRQENABLE_5_SET =0x00000031
    ###ISS_HL_IRQENABLE_5_CLR =0x00000031
    ###ISS_CTRL =0x00000000
    ###ISS_CLKCTRL =0xfc000006
    ###ISS_CLKSTAT =0xfc000006
    CSI2_SYSCONFIG =0x00001000
    CSI2_SYSSTATUS =0x00000001
    CSI2_IRQENABLE =0x00007b01
    CSI2_IRQSTATUS =0x00000001
    CSI2_CTRL =0x00292111
    CSI2_DBG_H =0x00000000
    CSI2_COMPLEXIO_CFG =0x6a054321
    CSI2_COMPLEXIO_IRQSTATUS =0x00000000
    CSI2_SHORT_PACKET =0x00000000
    CSI2_COMPLEXIO_IRQENABLE =0x07ffffff
    CSI2_DBG_P =0x00000000
    CSI2_TIMING =0x7fff61ff
    CSI2_CTX_CTRL1(0) =0x400000e0
    CSI2_CTX_CTRL2(0) =0x0001002a
    CSI2_CTX_DAT_OFST(0) =0x00000000
    CSI2_CTX_PING_ADDR(0) =0xcf900000
    CSI2_CTX_PONG_ADDR(0) =0xcf900000
    CSI2_CTX_IRQENABLE(0) =0x00000002
    CSI2_CTX_IRQSTATUS(0) =0x00000043
    CSI2_CTX_CTRL3(0) =0x00000000
    ISS_CAMERARX_CORE1_REG0 =0x0000042b
    ISS_CAMERARX_CORE1_REG1 =0xf002e10e
    ISS_CAMERARX_CORE1_REG2 =0x000000ff

    --------------------------------------
    After receiving few images later, we got a FIFO_OVF
    3264*2448 4 lane 672M FIFO_OVF
    ###ISS_HL_REVISION =0x40000202
    ###ISS_HL_SYSCONFIG =0x00000014
    ###ISS_HL_IRQSTATUS_5 =0x00000010
    ###ISS_HL_IRQENABLE_5_SET =0x00000031
    ###ISS_HL_IRQENABLE_5_CLR =0x00000031
    ###ISS_CTRL =0x00000000
    ###ISS_CLKCTRL =0xfc000006
    ###ISS_CLKSTAT =0xfc000006
    CSI2_SYSCONFIG =0x00001000
    CSI2_SYSSTATUS =0x00000001
    CSI2_IRQENABLE =0x00007b01
    CSI2_IRQSTATUS =0x00000101
    CSI2_CTRL =0x00292111
    CSI2_DBG_H =0x00000000
    CSI2_COMPLEXIO_CFG =0x6a054321
    CSI2_COMPLEXIO_IRQSTATUS =0x00000000
    CSI2_SHORT_PACKET =0x00000000
    CSI2_COMPLEXIO_IRQENABLE =0x07ffffff
    CSI2_DBG_P =0x00000000
    CSI2_TIMING =0x7fff61ff
    CSI2_CTX_CTRL1(0) =0x400000e8
    CSI2_CTX_CTRL2(0) =0x000c002a
    CSI2_CTX_DAT_OFST(0) =0x00000000
    CSI2_CTX_PING_ADDR(0) =0xd5900000
    CSI2_CTX_PONG_ADDR(0) =0xd5900000
    CSI2_CTX_IRQENABLE(0) =0x00000002
    CSI2_CTX_IRQSTATUS(0) =0x00000003
    CSI2_CTX_CTRL3(0) =0x00000000
    ISS_CAMERARX_CORE1_REG0 =0x0000042b
    ISS_CAMERARX_CORE1_REG1 =0xf002e10e
    ISS_CAMERARX_CORE1_REG2 =0x000000ff