This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • Resolved

LM98620 eval board schematic

Dear Tiers,

One of our customer finalized to use TI LM98620 ADC for the CCD frontend.

The datasheet refers to development board schematics & layout (page 59 & 64) for guidelines.

Can anyone please share the schematics for LM98620 evaluation board.

regards,

syed

  • Hi Syed,

    1) Here is the LM98620 bench board documentation (Board / Gerber files, schematic, floor plan, BOM). Note that the LM98620 uses the LM98618 bench testing board (Note: The board is not available for sale or demo to customer).

    LM98620 Bench Board 012770_r2 Hooman_2_25_16 link (click here)

    2) Here is the SensorEval installation file, and instructions, including an LM98620 register file example (*.dat), for your reference:

    SensorEval 1.1.5 AFE link (click here)

    Please let me know if you have any questions.

    Regards,

    Hooman

  • In reply to Hooman Hashemi:

    Thanks a lot Hooman.

    regards,
    syed
  • In reply to syed hamad:

    HI Hooman,

    Is there any specific sequence to be followed for LM98620 register programming.
    Datasheet does not mention anything about it.
    If there is any sample drive available, that would be great.


    regards,
    syed
  • In reply to syed hamad:

    Hi Syed,
    Sorry about the delay. I hope to get back to you by tomorrow.

    Regards,
    Hooman
  • In reply to Hooman Hashemi:

    Hi Syed,
    The LM98620 registers can be written in order from lowest to highest address. No other special sequence is required. After the initial configuration is done, then changes or trigger commands can be sent to enable specific black/white calibration features as needed.

    Regards,
    Hooman
  • In reply to Hooman Hashemi:

     Hi Hooman,

    What is the timing for generating CLPIN & BLKCLP. Is it during the light shield output (blanking period) from sensor.

    I have attached the timing chart of the CCD sensor I am using.

    Regards,

    Prasanna

  • In reply to Prasanna Ganapathi:

    Hi Prasanna

    Yes, the CLPIN and BLKCLP inputs should be asserted during the Light shield output pixels.

    Please refer to Figure 21 and Figure 24 and related text descriptions in the LM98620 datasheet.

    Best regards,

    Jim B

  • In reply to Jim Brinkhurst84999:

    Hi Jim,

    Thanks for your reply.
    At present I have configured the AFE sample timing to SH1a mode. I have following questions
    1. Do I have to still configure the DLL (position & width) or leave it at default values.
    2. Do I have to provide external SHD/HOLD & SHP/SAMPLE or always drive them Low.

    Regards
    Prasanna
  • In reply to Prasanna Ganapathi:

    Hi Prasanna


    For SH1a mode you can leave the DLL sample position settings at defaults.

    You do not need to drive the SHD/HOLD or SHP/SAMPLE inputs. The sample and hold timing is driven from AFEPHASE internal timing signal.

    I recommend you use a Pixel Rate input clock. Then the internal AFEPHASE timing is determined by the input clock and no other external timing signal is required.

    Best regards,

    Jim Bg

  • In reply to Hooman Hashemi:

    Can Hooman or anyone else re-share the schematics for LM98620 evaluation board?

    Best regards.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.