This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
One of our customer finalized to use TI LM98620 ADC for the CCD frontend.
The datasheet refers to development board schematics & layout (page 59 & 64) for guidelines.
Can anyone please share the schematics for LM98620 evaluation board.
1) Here is the LM98620 bench board documentation (Board / Gerber files, schematic, floor plan, BOM). Note that the LM98620 uses the LM98618 bench testing board (Note: The board is not available for sale or demo to customer).
• LM98620 Bench Board 012770_r2 Hooman_2_25_16 link (click here)
2) Here is the SensorEval installation file, and instructions, including an LM98620 register file example (*.dat), for your reference:
• SensorEval 1.1.5 AFE link (click here)
Please let me know if you have any questions.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Hooman Hashemi:
In reply to syed hamad:
What is the timing for generating CLPIN & BLKCLP. Is it during the light shield output (blanking period) from sensor.
I have attached the timing chart of the CCD sensor I am using.
In reply to Prasanna Ganapathi:
Yes, the CLPIN and BLKCLP inputs should be asserted during the Light shield output pixels.
Please refer to Figure 21 and Figure 24 and related text descriptions in the LM98620 datasheet.
In reply to Jim Brinkhurst84999:
For SH1a mode you can leave the DLL sample position settings at defaults.
You do not need to drive the SHD/HOLD or SHP/SAMPLE inputs. The sample and hold timing is driven from AFEPHASE internal timing signal.
I recommend you use a Pixel Rate input clock. Then the internal AFEPHASE timing is determined by the input clock and no other external timing signal is required.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.