Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.
Part Number: DS250DF230
<converting from email>
We are using DS250DF230 retimer in our board , one each for Tx and Rx path.
I have SNLU182G_Programmers_Guide, my question is how do we access the different register to read/write TX settings, Rx…
Part Number: DS250DF230 Dear Ti,
I set ADDR0 and ADDR1 of two DS250DF230 to 00 and 01 each.
I expected 0x30h and 0x36h, but it is read as 0x18, 0x1b.
Do you know why this is happening?
So far, I've had no problems using it, but I'm concerned that the…
Part Number: DS250DF230 Dear Ti,
I am trying to start bring_up of board with DS250DF230.
Can you please provide the source code based on Linux?
(I have received the Programmers Guide and EVM User's Guide already. )
Thanks
JS LEE
Part Number: DS250DF230 Other Parts Discussed in Thread: DS250DF210 , Hi, TI support team
Please explain in as much detail as possible the difference between DS250DF230 and DS250DF210.
Please focus on the functional aspects.
Thanks.
Regards,
MJ
Part Number: DS250DF230 Other Parts Discussed in Thread: USB2ANY Hi Lucas,
I've downloaded from TI website and installed SIGCON tool snlc066b - Please confirm whether this is the latest version of this tool?
When I opened the installed tool, I'm seeing…
Part Number: DS250DF230 Hi,
(1) Could you please tell me that after the RAW (CDR not Lock) state, the time between when the CDR Lock is asserted and when the Retimed data is output? [RAW → Retimed]
(2) How does the output voltage change when RAW→ Retimed…
Part Number: DS250DF230
Hi,
1. Only the Typ value is listed, do you have the Max value data? Is it possible to exceed 0.5s or 1s in some cases? Is there a formula for CDR Lock Time?
2. It says Typ <100ms when Normal Lock Mode is 25.78Gbps, but does this…
Part Number: DS250DF230
Hi,
First, let me explain my customer's situation.
<Customer's Situation>
The customer inputs signals at two different rates: 4.9152Gbps and 9.8304Gbps. In order to enable CDR locking of 4.9152Gbps and 9.8304Gbps…
Part Number: DS250DF230
Hi,
Is it correct to recognize that Reg_0x78 [5] will be “1 ” when a signal is input and“ 0” when no signal is input?
Also, could you tell me the criteria for judging that a signal has been input? For example…
Hi Nishie-san,
I see, there appears to be a bug right now and I can't mark as "TI thinks resolved" either. I will close the thread internally and message you privately.
Best,
Lucas
