TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel


Search tips
Showing 16 results View by: Thread Post Sort by
  • RE: DP83822IF: In rmii mode, RX is operational but TX is not operational on AM625 Custom Board

    Oh Sangbong
    Oh Sangbong
    Hi I am a hardware engineer working with the above questioner. The current circuit is applicable to both RGMII and RMII, and the input frequency is 25MHz, and is divided into three and transmitted from the LMK1C1103 IC. -. SOC -. ETH0 (DP83867 / in…
    • over 1 year ago
    • Interface
    • Interface forum
  • Answered
  • LMK1C1102: Pin Configuration

    Dice-K
    Dice-K
    Resolved
    Part Number: LMK1C1102 Other Parts Discussed in Thread: LMK1C1103 , LMK1C1104 , CDCLVC1103 , CDCLVC1102 Hi support team. Please let me know the "Pin Configuration" of LMK1C1102 and LMK1C1103. Page 3 of the SNAS791A only mentions the LMK1C1104. Regards…
    • Resolved
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • RE: AM6442: use of 2x RMII EPHY for CPSW

    Walter Ahrend
    Walter Ahrend
    Hi, is it possible to use the following clock buffer for the RMII-50MHz clock provided by the Sitara? https://www.ti.com/product/LMK1C1103 One output will be routed back to the Sitara RMII-REF pin used for both RMII-Interfaces of CPSW3G The…
    • over 1 year ago
    • Processors
    • Processors forum
  • Answered
  • RE: CDCEL913: LVCMOS Crystal input and the solution of phase sync

    Kia Rahbar
    Kia Rahbar
    Resolved
    Hello Kazuki, If you want to be able to have a 3.3 V LVCMOS output, you must use the CDCE913 device. The CDCEL913 only permits an output supply voltage up to 1.9 V as shown below. The CDCEL913 has an output skew with a maximum of 50 ps as shown…
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • LMK1C1104: Clock buffer/fanout selection

    Daniel De Sousa
    Daniel De Sousa
    Resolved
    Part Number: LMK1C1104 Other Parts Discussed in Thread: SN74AXC4T774-Q1 , SN74AXC4T245-Q1 , SN74AXC4T774 , SN74AXCH4T245 , SN74LV4T125 , SN74AVC4T245-Q1 , SN74AVCH4T245-EP , SN74AVC4T774 , SN74AXC4T245 , SN74AVC4T245 , SN74AVCH4T245 , SN74AUC125 , SN74AUC126…
    • Resolved
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • RE: [FAQ] AM625 / AM623 / AM620-Q1 / AM62Ax / AM62Px / AM62D-Q1 / AM62L / AM64x / AM243x Design Recommendations / Custom board hardware design - Queries related to RMII interface and RMII TI EPHY

    Kallikuppa Sreenivasa
    Kallikuppa Sreenivasa
    Resolved
    Information related to RMII https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1484209/am6421-am64-clocking/5699455#5699455 could you confirm if SSC from LMK3C0105V33RERR is supported by 50-MHz CLK inputs for both 1V8/3V3 RMII…
    • 3 months ago
    • Processors
    • Processors forum
<

Didn't find what you are looking for? Post a new question.

  • Ask a new question