Hi all,
The INA241 datasheet says this about the PWM rejection feature:

I'm wondering what specifically is the dV/dt condition which triggers the "holding" on the output voltage.
I ask because in my application, the INA240 is not connected directly after the switching bridge switch node, but instead after a LC lowpass filter. I was assuming that the PWM rejection feature would not matter since the INA240 would see relatively smooth Vcm changes.
However I saw this thread from another user, who has also connected the INA240 after a choke, and was seeing some strange behavior:
It doesn't seem like an explanation for the OP's observations was given, but Javier seemed to be hinting at the PWM rejection feature being part of it (the text they quoted is from the INA241, but I'm guessing it's the same for the INA240). I'm concerned that I may be triggering the PWM rejection mechanism in my application as well. My objective is to precisely sample the average output current within each PWM period, and based on the description in the datasheet I believe that the PWM rejection feature could cause significant errors in this measurement. Could anyone from TI explain more specifically what triggers the feature?