This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

INA381-Q1: Simulation Question

Part Number: INA381-Q1
Other Parts Discussed in Thread: INA381, UCC27524, UCC27444

Hi,

The customer questions the INA381 simulation results.

The result is that when INA381A4 recognizes overcurrent, the Alert output is in Latch Mode, but it operates in Transparent Mode.

Please review if the combination with the gate driver is not compatible when you see it operating in the latch mode under certain conditions.

(UCC27444 for the actual product or UCC27524 for the library)

Simulation Report :

 Simulation Report.pptx

Simulation file : 

IGBT_GATE_DRIVER.DSN

  • Hello,

    I tried to open the simulation file you sent however it seems several device models were missing so I was not able to run the simulation for myself.

    The INA381 model does sometimes display some delay when switching from transparent to latched mode on occasion and this delay is not actually present in the device. Because you didn't see the error when you connected the RESET pin to 5V this is probably your issue.

    You should experiment with turning off the bias point calculation (using the SKIPBP setting) and decreasing the simulation's maximum time step size and see whether this will fix your issue. You could also try setting the initial condition of the RESET pin to high. If this doesn't work you could try debugging the simulation by directly connecting a square wave to the inputs of the device and running the simulation until the output begins to latch.

    When I measured the part in the lab it began to latch after applying power to the RESET pin in only 0.1µS, so this is not how the part actually behaves.

    Please let me know if this fixes the issue,

    Levi DeVries