• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 48 subscribers
  • Views 776 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Driving FET gate using TLV3501

Saemyi Jeon
Intellectual 1110 points
Other Parts Discussed in Thread: OPA357, TLV3501

 

Hi all,

I am developing Class-D Power AMP(35W, 6.78MHz) for wireless charge.

The plan to make a circuit is as below picture.

Triangle wave is made by TLV3501+OPA357 and then it make pulse which will drive FET gate and have a dead time by using comparator.The specification of Op-Amp for 6.78MHz should be more than 40~60V/us for slew rate and 130MHz for Bandwidth.

I would like to know that this process is right for signal to Gate driver.

Could you give me some advice for this plan? please recommend proper device if some device is wrong.

Thank you for your help.

  

  • 0
    TI__Guru 64750 points

    Saemyi,

    TLV3501 and OPA357 should be able to drive the FET gate as long as the maximum supply voltage used for FET is 5.5V;  I have simulated the circuit with my choice of components and the result meet above stated requirements of 6.78MHz frequency - see below.

     

    OPA357_TLV3501.TSC
  • 0 in reply to Marek Lis
    TI__Intellectual 1110 points

    Marek,

    Thank you for your answer and simulation file.

    I have more questions.  

    To drive FET gate, I am going to use two pulses.

    one is made of inverting hysteresis comparator for high side and the other is made of non inverting hystresis comparator for low side.

    The dead time is needed to avoid that high side and low side turn on simultaneosly.

    I would like to know whether this concept is right or not.

    Please give me some advise.

    Thank you.