This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TAS6424M-Q1: TMD input issue continued

Part Number: TAS6424M-Q1

Hello,

When TDM data is input, the device automatically selects TDM mode. Is this only the case when "SAP Control (Serial Audio-Port Control) Register (address = 0x03)" is its default setting? My customer is experiencing difficulty to reproduce TDM with SAP control configured as DSP mode.

The customer could successfully reproduce audio from I2S input, but is failing with TDM. Could you make an advice?

The screen shot for FSYNC, SCLK, and DATA the customer observed is shown below.

I am checking with the customer about Clock Fault.

Register dump is here:

Thanks.

Regards,

Oguri (TIJ automotive FAE)

  • Hi Oguri,

    For TDM input, register 0x03 should be configured to DSP mode(Bit 0-2), not I2S mode.

    According to registers dump, 0x11 register value is 0x11, right? If so, device report clock fault. And it looks CH4 has OC and DC fault according to register 0x11.

    I suggest customer check clock firstly, you can read 9.3.1.5 Supported Clock Rates in datasheet.

    The SCLK supported rate is different on TDM mode, "The device supports SCLK rates of 32 × fS or 64 × fS in I2S, LJ or RJ modes or 128 × fS, or 256 × fS in TDM
    mode." TDM mode only support 128*fs and 256*fs.

    Regards,

    Derek