hi,
there are a few question. thanks.
1.AVDD is to establish the input bias voltage of the pre-stage. According to reason, it should be required to be established before STANDBY is pulled high, so that there will be no POP tone. why STANDBY/ and AVDD pull high together? is there any anti-pop module for this sequence?