This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TSC2017:Absolute Maximum Ratings Over

Part Number: TSC2017

When Vdd = 0V, the voltage range that can be input to the C1 (SDA) and D1 (SCL) pins is from -0.3V to Vdd+0.3V, or ±0.3V, is this correct?

If I were to pull up with an external 3.3V, would the semiconductors be damaged?

  • There is a protection circuit between I2C pin and VDD. If no power is present on VDD The external 3.3 shall couple through this circuit and attempt to Power up the Chip VDD . This is not a proper condition and should be avoided. 

    If we have a Reasonable Pullup such as 4k7  a  Semiconductor failure would not happen .