This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320DAC3203EVM-K: about shut-down of the TLV320DAC3203

Part Number: TLV320DAC3203EVM-K
Other Parts Discussed in Thread: TLV320DAC3203

Hi Ivan,

I am back here with the question about shut-down of the TLV320DAC3203.

It is said in SLAU434A:

The DAC Modulator is clocked by DAC_MOD_CLK. For proper power-up of the DAC Channel, these clocks must be enabled by configuring the NDAC and MDAC clock dividers ( Page 0,Register 11, D(7) = 1 and Page 0, Register 12, D(7) = 1). When the DAC channel is powered down, the device internally initiates a power-down sequence for proper shut-down. During this shut-down sequence, the NDAC and MDAC dividers must not be powered down, or else a proper low power shut-down may not take place. The user can read the power-status flag in Page 0, Register 37, D(7) and Page 0, Register 37, D(3). When both flags indicate power-down, the MDAC divider may be powered down, followed by the NDAC divider.

The is clocked by DIG_MIC_CLK. For proper power-up of the ADC Channel, these clocks are enabled by the NADC and MADC clock dividers (Page 0,Register 18, D(7) = 1 and Page 0, Register 19, D(7) = 1). When the ADC channel is powered down, the device internally initiates a power-down sequence for proper shut-down. During this shut-down sequence, the NADC and MADC dividers must not be powered down, or else a proper low power shut-down may not take place. The user can read the power-status flag in Page 0, Register 36, D(6) and Page 0, Register 36, D(2). When both flags indicate power-down, the MADC divider may be powered down, followed by NADC divider.

- This sequence should be initiated by the Host?
- What happens, if for some reason, 
a proper low power shut-down not take place?
- Would a reset do the job?
- Is there some example code to follow I might have missed?

Have a nice WE!
Best regards,

Gustavo

  • Hi Ivan,
    About the code example, I found it:
    In SLAU434A example 4.6 DAC Playback with 48 ksps Sample Rate through Class-D Headphone Amplifiers:
    .
    .
    .
    .

    #----------- Breakpoint
    b
    #----------- Power-down
    #----------- Select page 1
    w 30 00 01
    #----------- Power down HPL and HPR drivers
    w 30 09 00
    #----------- Select page 0
    w 30 00 00
    #----------- Mute the DAC digital volume control
    w 30 40 0d
    #----------- Power down the DAC
    w 30 3f c0
    #----------- Disable class-D mode for HPL output
    w 30 03 00
    #----------- Disable class-D mode for HPL output
    w 30 04 00

    Ok, I will add this to my code, but the question remains, about what happens, if the whole TLV320DAC3203 is shut-down without following this.

    Best regards,
    Gustavo

  • Hi Gustavo,

    If you just use hardware reset, or power down the supplies, the device won't be damaged but there may be some unwanted transients at the output like click or pop sounds.

    Before power down I would suggest to at least mute or power down the output HP drivers. The rest of the sequence is mostly needed if the device won't get power down but just go into standby without the need to fully reinitialize the device next time it has to play audio.

    Best regards,
    -Ivan Salazar
    Applications Engineer

  • Hi Ivan,
    ok, this is good to know.
    The final goal is a music instrument. Pops are there not really welcome, so I will take care.
    I am now at the point of redesigning the hardware and was wondering if I have to add some extra features for this shut-down.

    Many thanks again! You are helping a lot, Specially the communication and setup is revealing to be complicated for my level of knowledge in the matter.
    Best regards,
    Gustavo