if The reset pin held to high state by pulling it to I/O VDD Voltage level , and left open without any master control will it cause any issues in this case, as we wanted to use SW reset option as well as by toggling the I/O VDD and DVDD
-
Ask a related question
What is a related question?A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
