• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 31 subscribers
  • Views 103 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TAS5760M-Q1: Clock error and speaker fault strange behaviour

Linda Brunelli
Prodigy 20 points
Part Number: TAS5760M-Q1

Tool/software:

Hello, 

I am working on TAS5760M-Q1.

At the power up, I set the following registers :

REG ADDRESS DATA
0x02 0x04
0x01 0xFD
0x06 0x51

The others are kept as default.

The master and I2S clocks are set as follows:

- MCLK: 6.14MHz 

- SCLK: 3.07MHz 

- LRCK: 48kHz

I can communicate with the amplifier, so I guess there are no I2C issues, but I always get the CLKE (clock error) pin high when I read the status register. I get 0x08 data (so only pin 3 is high) when I read the 0x08 register.

The SPK_FAULT pin behaves in a strange way: it is periodically low for a very small time (about 10us) with a frequency of 2.9kHz, as in the picture below. What does it mean? Is the amplifier damaged?

  • 0
    TI__Genius 9190 points

    Linda,

    From the SPK_fault pin, looks like the clock fault is trying to auto recovery then find there is still error.   To further identify the root cause, can you capture below:

    1.  SPK_OUT.  to check behavior of PWM output.  expect there is stop period as SPK_fault pin.

    2. IIS input signals: MCLK, SCLK, FS.   These three input should be supplied by one device (AP or Soc), to make sure they are synchronized together.

    Dylan