• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 265 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCM1754-Q1: Pop noise prevention

Yuta Kurimoto
Expert 8950 points
Part Number: PCM1754-Q1

Hello Team,

I got some questions from customer about PCM1754-Q1. They want to know how to use the device at pop noise free.

Can you answer below questions?

Q. When user stops the audio data, Should they keep inputting SCK/LRCK/BCK clocks?

Q. When user stops the audio data, Should they set the MUTE=H?

Q. When use start the audio data, Should they control it by MUTE pin?

Q. How long time does it take from "setting MUTE=H" to "DAC MUTE"?

Q. When the MUTE signal is turned on and off, Is there any possibility to change the DAC output bias voltage?

Thanks,

Yuta Kurimoto

  • 0
    TI__Guru 53193 points

    Hi Kurimoto-san,

    1. If the DATA input is zero, I recommend the customer assert MUTE before stopping the LRCK/BCK/SCK.  I generally recommend SCK stay running all of the time.

    2. They should assert MUTE if they are concerned that the I2S clock signals will stop.  MUTE does not need to be asserted just because data is zero.

    3. I recommend that MUTE is asserted at startup or whenever the clocks are unstable.

    4. The device will ramp the output by 0.5dB per 8/fS samples.

    5. The bias voltage should not change during mute.

    Thanks,

    Paul