• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 759 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCM1808-Q1: rise time / fall time of SCKI

Shinji Tsuji
Genius 12668 points
Part Number: PCM1808-Q1

Hi team,

I plan to use PCM1808-Q1 slave mode system clock = 12.288MHz (48khz, 256fs).

Could you give me the rise time and fall time requirement for this clock input?

regards,

  • 0
    TI__Guru 62625 points

    Hello,

    Provided the minimum pulse-durations and duty cycles are abided by then a standard logic buffer or MCU GPIO pin will work fine.  The overall Audio Serial Interface (SCKI, BCLK, LRCLK) has maximum rise/falls times of 20ns as stated in Figures 22 and 23.