• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 21 subscribers
  • Views 205 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

CDCI6214: Initialization and Calibration

CDCI6214: ip_byp_en_chX Register Bits

Irmak Ece Sener Yalcin
Prodigy 70 points
Part Number: CDCI6214

Hello,

I could not fully understand the functionality of the bits ip_byp_en_chX. Are they for bypassing the PLL and directly using the input clock for the output channel? 

What is the difference between prescaler A and B?

  • +1
    TI__Mastermind 18070 points

    Hello,

    Yes that bit is used to enable the bypass path. If that bit is not enabled, you won't get any clock output when setting the output MUX to REFCLK (reference clock).

    There's no difference between prescaler A and B. That just provides more flexibility for frequency planning.

    Regards,
    Hao