This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
With CDCLVP111-SP un-powered, is the input cold spareable? In this cold-sparing condition, signal integrity does not matter. Please inform whether CDCLVP111-SP input can be driven indefinitely with the drive level meeting powered-on spec. Thanks.
Hi user,
This is not recommended.
In the long term it can potentially damage the source-clocks driver, and the core current may go along a path that isn't intended to carry this amount of current. The device can also behave unexpectedly.
Best regards,
Vicente
Assume CLKP0 / CLKN0 / CLKP1 / CLKN1 are ac-coupled. What is the impedance of CLKP0 / CLKN0 / CLKP1 / CLKN1 to GND when the part is un-powered? For ac-coupled clock input, do you still expect core current?
Hi User,
I followed up with the design team and for your use case - if you're externally AC coupled and VDD = 0V
There should be no issue as long as your swing does not exceed +/-0.5V
Best regards,
Vicente