Dear all,
I want to synthesis 24.576Mhz clock by CDCE913 for synchronizing many DIR9001s.
Whether my idea is workable or not.
In other word, is the DIR9001's XTI able to receive TTL clock?
Thanks for your suggestion.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Po-Cheng,
Apologies for the late response, answering your question the CDCE913 would present low skew if all outputs share the same frequency and are connected to the same divider set to 1. With the CDCE913 provides up to 3 outputs, this device belongs to a family of clock generators with up to 9 outputs.
Before using the CDCE913 to clock the XTI pin of the DIR9001 it is necessary to confirm that the jitter performance of the CDCE913 is compliant with the requirements of the DIR9001. When using the CDCE913 configured as a XTAL buffer, the output performance is equivalent to the one the 24.576MHz XTAL chosen.
XTI is used to calculate the incoming biphase sampling rate, when DIR9001 is PLL mode.This case, DIR9001 is not jitter sensitive for XTI input source.
Please let me know if you need further assistance on this,
Best regards,
Mariajose