Are there any timing requirements during power up on the Vddo pins in relation to Vdd. I plan on having the chip and clock powered off 3.3V main power and hooking up the vddo to the powerforms for the processor and fpga that are being controlled through a sequencer.
Thank you
Jonathan Lee
