This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCM6208: The optical input circuit using 3.3V LVCMOS

Part Number: CDCM6208

Hi all.

My customer uses CDCM6208 with 3.3V LVCMOS input.

I confirmed the following comment in E2E.
"When using 3.3V LVCMOS input clock, it is recommended to use LVCMOS input mode to ensure proper level translation between the input and output buffers in the reference bypass mode."

There is LVCMOS input DC configuration circuit figure 15 in the datasheet P.22, and It is tied to 50 ohm to GND.
Sorry , I didn't know the reason you put the 50 ohm resister. 

However in the datasheet P82, there is followed the table of recommended input biasing comment.
DC coupled 3.3V CMOS signals:
Connect VDD_SEC_IN=3.3V, select Reg4[7:6]=10 and/or Reg 4[4:3]=10 (CMOS),
R83,R84,R85 , & R86=DNI, replace C_PRI_P=C_PRI_N=0

Please confirm the attached the file.

In customer case(setting 3.3V LVCMOS input), please tell me the recommended input circuit.

Best Regards,
Sho

The input circuit in the CDCM6208's data sheet.pdf