Hi, Team
Customer wants to know if use LMK04906 in clock distribution mode, 10MHz input to get 12 output.
What's the additive jitter in output?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello Harson,
Additive jitter isn't specified, but based on PLLatinumSim it looks like LVCMOS noise floor is about -165dBc/Hz.
Regards,