• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 45 subscribers
  • Views 153 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS124S08: ADS124S08

Ponraj Tamil
Prodigy 170 points
Part Number: ADS124S08

DRDY pulse is continuously high, the sclk i am sending is 3 Mhz, start/sync pin i am making it high ...but i could not able to see DRDY low even after 24 tclk cycles.

i am programming the IC from FPGA.Chipsel and reset are hardwired to 0 and 1.

Initially iam programming all the registers through din and i am making start/sync pin high.but i could not able to see drdy low.

Request you to help us

  • 0
    TI__Guru** 112895 points

    Hi Ponraj,

    Do you have a schematic that you can send me showing how you have things connected?  Are you able to read back the registers to verify that the configuration has been written correctly?  Do you have any scope or logic analyzer shots of the communication that you can share?

    If the RESET pin is high, and all power supplies are valid (AVDD, DVDD and IOVDD) you should see DRDY pulsing at the nominal default data rate if the START/SYNC pin is high.  You should try to verify this prior to communication to the ADS124S08 as this will verify that the device is a functional state.

    Best regards,

    Bob B