Other Parts Discussed in Thread: ADS1278, ADS131A04, ADS131M04
Hi experts,
Based on "TIMING REQUIREMENTS: SPI FORMAT" table in ADS1278 datasheet, this device requires the SCLK frequency be always lower than CLK frequency. I cannot understand why this device has such limitation. The question is this limitation impose a difficulty for designer: the SPI data rate has to be configured at very low speed if the required sample rate is low. For example, provided device is operated in 10ksps, high resolution, SPI mode, this means CLK=5.12MHz and the highest allowable SPI bit rate is 5.12Mbps. CPU has to pay about 37.5% (24*8/512) of time for data reading during each sampling interval.
As my understanding, CLK is for ADC core, SCLK is for SPI interface, why the max SCLK frequency is limited by CLK frequency?
Thank you!
John