• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 200 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS8699: SRC Internal Clock problem

龙 李
Prodigy 20 points
Part Number: ADS8699

Dear Specialists,

I want to use the ADS8699 as SPI master, and MCU SPI as slave. From the datasheet, I found ADS8699 RVS pin can send clock as SPI clk signal, and RVS is from internal clock (Figure 6-8).

My question is:

After the CS is pulled low, the RVS pin can output clock that is synchronous with the output data. If CS keeps low, how many clock number the RVS pin can output ? 

Because output data is 32 bit, the RVS clock number is 32, is that correct ? Or the RVS clock output until the CS is pulled High ?

Thank you.

Lilong


  • 0
    TI__Guru 59226 points

    Hello Lilong,

    Thank you for your post.

    When CSn = low, RVS only outputs enough clock pulses to read all the data. The number of clocks will depend on whether you have configured the device for single-SDO or dual-SDO mode.

    Regards,

    Ryan

  • 0 in reply to Ryan Andrews
    Prodigy 20 points

    Hello Ryan,

    Thank you for your answer.

    ADC is configured as single-SDO.  RVS only outputs enough clock pulses to read all the data, which means clock pulses are 32, is that correct ? 

    Another question, the ADC supports Daisy-Chain connection. Will RVS outputs 64 clock pulses if two ADCs are in Daisy-Chain connection if CS keeps low?

    Thank you.

    Lilong

  • 0 in reply to 龙 李
    TI__Guru 59226 points

    Hi Long,

    Apologies for the delay. Let me check on this and get back to you next week.

    Regards,

    Ryan