• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 173 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC12D1000: about sampling clock questions

Kailyn Chen
Genius 9560 points
Part Number: ADC12D1000

Hello，

  One customer used our high speed ADC with signal sampling board application, but the sampling reference clock is not stable. The frequency of the sample reference clock fluctuates between approximately 100MHz and 300MHz, and the fluctuation is a periodic，it  changes one cycle from 100M to 300M at approximately every 10us . Does the chip currently support the input of a continuously changing working clock, if so, what is the state of the output data and the clock ? 

Best regards

kailyn

  • +1
    TI__Genius 11401 points

    Hi Kailyn,

    Depending on the mode the customer is running in, a 100 MHz clock would not meet most of the minimum frequency requirements in the datasheet. (see pg. 25). 

    The sample rate needs to be a stable rate, we would recommend that you find a signal source that has a stable sampling frequency for you intended application.

    Regards, Amy