Dear Buddy:
Would you please check my SCH file? And met output liner voltage error.
Or tell me how to control DIN/SCLK/SYNC waveform?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Dear Buddy:
Would you please check my SCH file? And met output liner voltage error.
Or tell me how to control DIN/SCLK/SYNC waveform?
Hi Simon,
Thank you for your query. I am looking into your schematics. In the meanwhile, please find below the link for the MMB0 Rev D schematics:
ftp://ftp.ti.com/pub/data_acquisition/ADCPro2/misc/mmbx%20sch/MMB0_Sch_RevD.PDF
Regards,
Uttam Sahu
Applications Engineer, Precision DACs
Dear Uttam:
Thank you for your support!
Do you have MMB0 user's guide for test at first?