Hi All
Here is the ADC design I done. I would like to get the design verified.
We have used 6 ADCs. Each ADC have its own voltage regulator. Clock is coming from same clock generator
It is a
I want to verify that the FPGA ADC interface is proper and all ADC will be synchronized.
Please help me with these.
We are open to suggestions.