This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC5682Z: data input

Part Number: DAC5682Z

Hi

I am currently working on a university project and want to use the DAC5682Z.

I have a question regarding the voltage level of the digital data input D[15..0]P/N.

The signal is generated from an FPGA as an LVDS 1.8 V signal. Can I connect that directly (with 100 ohm termination resistors) to the DAC, or do I need a level converter in between? and if so can you recommend one? I have researched as well as I could, but can't find any.

I have checked the data sheet 7.3 but don't quite understand it. Is the value a peak peak or an amplitude value?

Regards
Michelle

  • Hi Michelle,

    We are taking a look into your question, and one of our experts will be back with you soon.

    Best Regards,

    Dan
  • Hi Michelle,

    As shown in the datasheet table 7.3 LVDS data signals coming from the FPGA should have common mode voltage of 1.2V and a swing of 400mV peak to peak. Table 4 on page 26 of the datasheet explains the common mode voltage and voltage swing. If your common voltage of the data signals from FPGA are not within the specs according to table 7.3 please use the voltage level translator. You can get recommendation from the following link www.ti.com/.../products.html

    Regards,
    Neeraj