This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
What is the aperture delay - sampling clock rising (?) edge to the time when the actual sampling occurs, normalized to the input pins (actually balls)? Can not find any related data in the datasheet besides 100fs rms aperture jitter. Is it reasonable to expect the delay stay more or less the same when sampling frequency changes and not subject to much variation between pin compatible parts (ADS540x) with different performance (500-800 Msps max)?
Regards,
Alexey
Hi Yusuf,
I am asking about the aperture delay from the sampling clock input to the actual sampling moment. I can not find it in the ADS5401 datasheet, so it is probably not characterized unlike for other TI ADCs. for example:
Here is the definition from the same datasheet to make sure we are talking about the same thing:
1. Do you understand the question?
2. What edge of the input clock is used to sample data (positive or negative)?
3. Could you provide the spec for the ADS5401 (and other compatible ADS540x ADCs) aperture delay? If not that are the expected "typical" values?
Regards,
Alexey
Alexey,
Unfortunately the design engineers do not have the aperture delay spec for the ADS5401.
Yusuf