Hi there,
I am using the TLV571 with 3V and 10MHz external clock.
In the datasheet it states that the maximal sampling frequency is FRQ/16, i.e. 635ksps for 10MHz clock.
However, interpreting the configuration confuses me: there it says that the device needs 6 clock cycles for sampling and 10 for acquisition... Then, I need one clock cycle to read out --> 17 cycles until a new acquisition cycle can be started. Or am I interpreting it wrong? Can the next cycle already start while I am reading out the current sample?
Please help me configuring the device to run with 625ksps. Thanks! :-)