This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi TI expert,
Could you help analysis the following issue? Does the output zero value and smaller value than normal value reasonable and why?
When the ADS131A04 is running under the Synchronous Slave Mode SPI, and suddenly the clock is short to ground, and the ADS131A04 will turn on F_RESYNC. Then the Synchronous Error is removed, and the ADC recover normal working state. During the process, the output data of the ADC will be first be zero, and then be a smaller value than the normal value for a while, and finally recover the normal value.
B R,
Jayce L
Hello Jayce,
Thank you for your post.
It sounds like perhaps you are observing the latency of the digital filter. A sudden change in the input or an interruption to the device sampling will require a delay for the output codes to settle to the correct value.
Regards,
Ryan