This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

XIO2001: XIO2001 : I have some questions about the Configuration Register.

Part Number: XIO2001

Hello,

I have some questions about the Configuration Register.

1) How do I set the value of the Slot clock configuration of the 12th bit of the data sheet 8.4.55 Link Status Register? Also, is the initial value 0 or 1?

2) Amateur question, who decides the values of the 4th to 7th bits of the I / O Base Register and the 4th to 15th bits of the Prefetchable Memory Base Register? Will the OS or BIOS decide automatically or will humans decide manually?

3) Prefetchable Memory Base and Prefetchable Memory Limit are set to 64bit. Is there any disadvantage to this? For example, it cannot be used with 32bit OS

4) The content is similar to Question 3, but the I / O Base Register and I / O Limit Register are 32bit. Is there any disadvantage to this?

I'm sorry for all the amateur questions, but I would appreciate it if you could answer.

M.UEDA.

  • 1. See the REFCLK125_SEL pin.

    2. This is chosen by the PnP code of the BIOS or OS. I am not aware of any software that would allow you to use manually entered values.

    3. A 32-bit OS would not set the upper bits.

    4. PCI I/O accesses never have 64-bit addresses. (In the Intel architecture, all I/O accesses actuall have 16-bit addresses.)