• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 105 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

XIO2001EVM: Schematic and PCB design files

XIO2001EVM: is there any interface PC software allow the boundary scan test using JTAG?

Chen Hong
Prodigy 40 points
Part Number: XIO2001EVM
Other Parts Discussed in Thread: XIO2001

Or I need to make my own input using BDSL file to manipulate the TAP?

Thanks in advance !!