• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 127 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLK10081: support for high speed side SERDES line rate of 5.12Gbps

Boris van Wessel
Prodigy 60 points
Part Number: TLK10081

Good day! 

I want to aggregate 8x 640Mbps links on the low speed side into a single 5.12Gbps link on the high speed side.  According to table 5.2 and 5.3, my desired 5.12Gbps is slightly out of the supported PLL range. In a demonstration mentioned here (Get Connected: Data aggregation using a general purpose SerDes - Analog - Technical articles - TI E2E support forums), a high speed link at 5.94Gbps (which is also out of the PLL range) has been achieved with a similar TI device. My question is as follows; Can a 5.12Gbps high speed link be achieved with a TLK10081? If not is there an alternative to consider?

With kind regards, 

Boris 

  • 0
    TI__Mastermind 20192 points

    Hi Boris,

    Unfortunately I cannot recommend using TLK10081 for a 5.12 Gbps link.  Although I was not involved in the demonstration with the 5.94 Gbps link, I suspect this was a functional configuration since this involved using the device slightly below the minimum data rate of 6 Gbps.  Achieving a 5.12 Gbps link would require running the PLL at 10.24 GHz and then using the half rate setting.  Even if the PLL was functional at this data rate, it's possible that some of the SERDES functionality would not work as expected.

    Unfortunately, I am not aware of any alternatives to this part.

    Thanks,

    Drew