CAD files for the Evaluation board to troubleshoot the new design using the same chip - Chip draws more current than expected in the new design
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
CAD files for the Evaluation board to troubleshoot the new design using the same chip - Chip draws more current than expected in the new design
Hi Sebastian,
I will share the files with you through DM. Could you share more details about the issue you are facing?
Thank you,
Evan
Hi Evan, Based on the Evaluation board schematics I designed a repeater board for our 3.6GHz per lane application , but some how the chip is drawing more current and pulling the 2.5V lane to constant current mode. there is no short between the Power and GND lines, it shows around 2K
Hi Sebastian,
After reviewing the EVM CAD files, please let me know if there are any notable differences on the power blocks between the EVM and your design.
Thank you,
Evan
HI Evan , is there a way to get the board file , I am using Altium/Cadence/Pads , I see form my design I used only 4 layers and in the design there was 6 layers, that was the only change I noticed but to check the VIA connections if you have board file that will help.
Thank you
Sebastian