• State Resolved
  • Locked Locked
  • Replies 8 replies
  • Answers 3 answers
  • Subscribers 32 subscribers
  • Views 203 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83822H: Ethernet PHY that supports 1000Mbps and Wake-on-LAN (WoL)

Conor
Mastermind 8830 points
Part Number: DP83822H
Other Parts Discussed in Thread: DP83869

Hi,

Q1.
Is there an Ethernet PHY that supports 1000Mbps and Wake-on-LAN (WoL)?

Q2.
Is there any information or materials that I can refer to when implementing WoL?
I was able to find the following, but if you have any other information please let me know.
www.ti.com/.../snla261.pdf

Q3.
When implementing WoL, I would like to turn on only the Ether PHY and turn off the power to the subsequent MCU and leave it on standby.
Is such an implementation possible?

Thanks,

Conor

  • 0
    TI__Mastermind 19755 points

    Hi Conor,

    1. DP83867 and DP83869 PHY both support Wake on Lan
    2. That is the only article we have for Wake on Lan
    3. In Wake on Lan application. PHY is never turn off, but PHY can control other components on the board to put them in sleep mode or wake the components up

    --

    Regards,

    Hillman lin

  • 0 in reply to Hillman Lin
    Mastermind 8830 points

    Hi Hillman,

    The following description was found in "snla261" provided by TI.
    --------------------------
    By using WoL, backend equipment (i.e. FPGAs, Processors, ASICs, MCUs) can be powered-down until the PHY receives information that passes the specific frame detection criteria.
    --------------------------
    Does "powered-down" mean that the power is completely turned off? I am wondering whether it is okay for the CPU to be completely powered off when starting it via PHY, or whether it needs to be in sleep mode and waiting for an interrupt.

    Also, looking at the DP83867 data sheet, WoL functionality was assigned to a specific GPIO.

    When starting the CPU via PHY, am I correct in understanding that the GPIO of this PHY is the CPU startup trigger? I would like to know if there is any other way to start the CPU from the PHY side.

    Thanks,

    Conor

  • +1 in reply to Conor
    TI__Mastermind 19755 points

    Hi Conor,

    Sorry, there is one more thing I would like to clarify on. DP83822 only support 10mbps and 100mbps but not 1000mbps.

    It require MCU to be in sleep mode and wait for interrupt when you are using Wake on Lan since the PHY is going to trigger a pulse through GPIO pin to the MCU or CPU to wake them up.

    Yes you are correct, WoL functionality is assigned to specific GPIO poin. For DP83822 PHY, WoL could be trigger in LED_1 pin or COL pin.

    --

    Regards,

    Hillman Lin

  • 0 in reply to Hillman Lin
    Mastermind 8830 points

    Thank you for your answer!!

  • 0 in reply to Hillman Lin
    Mastermind 8830 points

    Hi Hillman,

    I have additional questions. We are currently considering the following configuration.
    ・The power of the CPU with a built-in MAC connected to the PHY is turned off (the PHY itself is always operated with a separate power supply)
    ・The GPIO signal of the PHY activated by the magic packet is connected to the Enable terminal of the power supply.
    ・Turn on the power from PHY and start the device

    Q1) Is there any information on solutions or recommended circuits to achieve Wake-on-LAN with the MAC side powered off? If it exists, please introduce it.

    Q2) If the MAC side is powered off and the PHY is placed in the state of waiting for Magic Packet reception, could you please tell me whether it is necessary to disconnect the MII/GMII/RGMII line using a buffer IC, etc.?

    Thanks,

    Conor

  • 0 in reply to Conor
    TI__Mastermind 19755 points

    Hi Conor,

    Please see the response below:

    1. Unfortunately, we don't have any reference design on WoL. The functionality of PHY in WoL is providing a pulse through GPIO pin to MAC side. It depends on the MAC to understand the WoL pulse and wake up after it receive the pulse
    2. It is not required to disconnect MII/GMII/RGMII lines for WoL application. The pulse is send through GPIO pin instead of MAC interface.

    --

    Regards,

    Hillman Lin

  • 0 in reply to Hillman Lin
    Mastermind 8830 points

    Hi Hillman,

    Thank you for answering.

    Q1.

    Hillman Lin said:
    It depends on the MAC to understand the WoL pulse and wake up after it receive the pulse

    What does the above mean?

    Q2.
    What we want to achieve is to completely turn off the power on the CPU side when waiting for WoL. If you have any ideas that can be implemented, please let me know. For example, how about connecting the enable terminal of the power supply IC and GPIO that I described in the previous question?

    Thanks,

    Conor

  • 0 in reply to Conor
    TI__Mastermind 19755 points

    Hi Conor,

    PHY is only there to send out a pulse through GPIO. It depends on MAC to detect the pulse and wake up from the pulse.

    Unfortunately, we are not the expert on the system level issue. At least from our understanding, as long as the Power IC and GPIO pin support the VDDIO from the PHY, then it could be power up from direct connection to PHY's GPIO. Do make sure PHY have a discrete power IC to keep them on the whole time.

    --

    Regards,

    Hillman Lin