• State
  • Locked Locked
  • Replies 4 replies
  • Subscribers 33 subscribers
  • Views 1344 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90C241 to SN65LVDS150 ?

Rainer Seidel
Prodigy 30 points
Other Parts Discussed in Thread: SN65LVDS150, DS90C241, DS90C124

Dear all,

I´m Rainer from Hamilton Sundstrand Germany.

Some time ago, colleagues did a board for analog data acquisition with a DS90C241 24:1 LVDS serializer to output a continuous stream of measured values. In my current project I`m going to collect these data from up to 20 such sources and further process them within an FPGA. As there are not enough PLL sections available to recover all these asynchronuous data streams, the idea was to use SN65LVDS150 PLL building blocks to recover the LVDS clocks and feed them together with the LVDS datastreams into the FPGA. Does anybody has experience with this approach to tell me, whether it`s feasible? Or are there other solutions already prooven? The basic clock frequency of the DC90 chips on the data acquisition boards is 8MHz.

Thanks in advance for any input!

Regards, Rainer

  • 0
    TI__Expert 7850 points

    Rainer,

     

    SN65LVDS150 is a PLL based frequency multiplier designed for developing  TI Mux-It based serial inks that uses Mux-It serializers and de-serializers.  The SN65LVDS150 is not a clock data recovery (CDR) device that can be used with other serdes devices that may have different coding schemes. Note the SN65LVDS150 has no serial data input.  To de-serialize the data I suspect a DS90C124 de-serializer needs to be used.

     

    Thanks,

     

    Atul Patel

    Texas Instruments  

  • 0 in reply to Atul Patel
    TI__Expert 5175 points

    Greetings -

    An additional comment on the DS90C241 - as Atul noted, the DS90C124 would be the recommended Deserializer to use and then import the parallel LVCMOS data.  The coding scheme used is unique to the chipset.  Four bits are appended to the payload, two are rather simple and basically embed the clock information, the other two are rather complex and provide state machine sequence, data balancing and also data randomization.  Decoding the serial data is not that trivial.

    John Goldie
    DPS APPS / SVA

  • 0 in reply to Atul Patel
    Prodigy 30 points

    Atul, thanks for your comment, I will then have to use the 90C124....

  • 0 in reply to John Goldie
    Prodigy 30 points

    John, thanks for your comments, I didn`t expect that decoding in nontrivial.... so I´ll use the 90C124.