This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Min clock frequency for DS92LV3242 Deserializer

Other Parts Discussed in Thread: DS92LV3242

We're looking for a deserializer for converting VGA video (640x480, 60 Hz, RGB) from LVDS to Parallel; we have some control over the serializer and can format (somewhat) to match the deserializer.  I looked at the DS92LV3242, but I was concerned about the clock frequency range. It is listed as 20 to 50 MHz for the dual lane mode, and 40 to 85 MHz for the quad lane mode.  We would like to use the quad lane mode to minimize the serialized clock rate, but 40 MHz does not match with our data rate (640x480x60 is only a 18.4 Mhz pixel clock.)  Even if we run it in dual lane mode, we are still below the minimum clock rate.  Otherwise, this device would be perfect for our needs.  Can you advise on whether the part will operate correctly at the lower clock frequency?  I assume the issue is that the PLL is designed to operate over a specific input clock range, correct?