This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Supporter,
Two parameters talking about the input low spec. on TCA9517's B-side, one is VIL and the other is VILC. And there is a foot note following 7.3 of the datasheet's page-5 says VIL is only for the first low seen by B-side signals whereas VILC is applied by the 2nd and subsequent lows.
Can you kindly explain what is the difference between the first low and the following low seen by TCA9517's B-side signals in detail and why the first low can apply a less strict spec. (<0.3VCCB)?
Regards,
SP Lin@Adlink
Hello SP Lin,
Sorry for delay and thanks for the reminder. The TCA9517 is a buffered translator and in order to support the bidirectional communication and the buffer capabilities we need to understand how the static voltage offset works. Here is the diagram of the transitions.
When B signal goes below 0.3*Vcc (VIL) then the device relays a logic zero to the A side. After this occurs, the new VIL is VILC or 0.4V in this diagram. If a device continues to pull low on the bus below 0.4V then the A side get pulled low. It is necessary to have the toggling of the reference comparator for the B side due to the static offset voltage which allows a input low from the B side to propagate back to the A side.