This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Dear Team,
we received following question for our customer regarding the TMDS in retimer mode for lower data rates.
The customer is having an issue with a source that seems to generate quite an amount of jitter on its TMDS signals, and this can be greatly reduced when in Retimer mode.
The jitter seems to be so bad at a tmds clock of 111.38 MHz that their FPGA transceivers can not stay locked on this signal. So although the TMDS181 should switch over to retimer mode at 1.0Gbps (= 100 MHz tmds clock) it doesn’ always do so (probably because 111.38MHz is too close to 100MHz?).
When they manually enable the retimer mode, the jitter is greatly reduced and the transceivers can lock.
The question is: can they put the TMDS181 in Retimer mode for all the frequencies, even below 1Gbps?
In the datasheet at the bottom of page 34 there is stated: “When changing crossover point, need to toggle PD_EN or toggle external HPD_SNK” how should we interpret this?
Thanks and best regards
Martin